Genetic Algorithms (GAs) are very commonly used as function optimizers, basically due to their search capability. A number of different serial and parallel versions of GA exist.
INTRODUCTION
Genetic algorithm (GA), developed by Holland in 1975 [8] , is known to be an efficient search and optimization mechanism which incorporates the principles of evolution and natural selection. Many different forms of the basic GA exist [5] . Several attempts have been made to exploit the inherent parallelism of GA [7, 9, 6, 1, 11, 3] . Most of these methods maintain the basic serial nature of the operations. They simply divide the population into a number of subpopulations and execute genetic operations for each of the sub-populations separately. After parallel executions in all the processing units, at certain intervals, the newly developed information regarding the best solution strings of these units are exchanged through migration phase. This kind of parallel execution is supported by distributed processing environments. Recently, pipelined execution schemes for GAs are also being proposed [2, 10] . An attempt of designing a systolic array pipeline of the genetic operators may be found in [2] .
In this paper, we describe the design of a pipelined genetic algorithm (PLGA) which uses a stochastic selection scheme that eliminates the dependency for a complete pool of candidate solutions required in conventional methods at the selection stage and hence allows us to develop a pipeline using the basic operations of GA. Simulation experiments with various functional optimization problems of varying complexity determines the applicability and effectiveness of this selection scheme in GAs. The performance of PLGA, in terms of rate of convergence and speedup, are found to be superior or comparable with respect to CGA and PGA. Since the full benefit of a pipelined GA can be realized only when it is executed on a complete hardware platform, we have presented a scheme for implementing the corresponding hardware pipeline. We have considered only binary representation of chromosomes in our design and for conducting simulation experiments. However, the hardware is highly general and can be used for optimization of any general function using PLGA.
BASICS OF GA
In genetic algorithms [8, 5] , the parameters of an optimization problem corresponding to a possible solution are encoded to form a chromosome. A collection of such chromosomes is called a population or pool. The initial population is generated randomly or using some domain specific knowledge. Four different characteristic operations, viz., selection, crossover, mutation and evaluation are normally performed in GAs. The selection operator finds the fittest candidate solutions (chromosomes) from the pool of current generation, which are then represented in the next generation, based on their figure of merit. Classical GAs (CGA) generally use the roulette-wheel selection scheme. By crossover, features of two selected strings (mates) from the parent population are intermixed to generate newer chromosome patterns called children. Mutation is used for fine tuning the solution. Crossover and mutation are done with certain probabilities. Mutation can take place in several different ways. In the binary representation for chromosomes, it generally toggles one or more bit position(s) depending upon mutation probability. Using these three operators, we can get a new population from the old one. Crossover and mutation strategies used in this work are similar to those mentioned in [4] . By evaluation operation the objective function of the concerned optimization problem is evaluated. Since, in GAs, each of the chromosomes represents a probable solution, they all are evaluated during every generation to enumerate their fitnesses.
Parallel versions of GAs (PGA) are executed on a network of processors simultaneously. Difference among various parallel implementations are basically on the architecture of processor network, population distribution policy, rate of information exchange etc. We, however, have used a completely connected network in our experiments.
STOCHASTIC SELECTION AND PLGA
In this section, we shall describe a stochastic selection method which allows us to develop a pipeline of GA operators. This selection method is a modified version of the existing SA-selection [12] . The functional form of the selection method is described along with an example. Then we shall provide the corresponding pipeline design of GA.
In stochastic selection method, a chromosome x is considered from a pool P (g) of the current generation g, and is selected based on Boltzmann probability distribution function.
Let, fmax be the fitness value of the currently available best string. If the next string is having fitness value fx such that fx > fmax, then it is selected. Otherwise, it is selected with Boltzmann probability
G is the maximum value of g. Ranges of α and T0 are [0, 1] and [5, 100] respectively. From the above expression, it is clear that the value of T will decrease exponentially or at logarithmic rate with increase in g, and hence the value of the probability P . This is significant in terms of convergence. As T → 0, the final state is approached.
In conventional selection schemes, before starting the se- lection process, all the chromosomes in the earlier generations must be evaluated. But evaluation is the most time consuming process and is a bottleneck in attaining a pipeline of the operations of GAs. The new selection scheme eliminates this bottleneck. We can express the new selection operator as a function of the input chromosome (x). Let, xmax be the chromosome corresponding to the currently available maximum fitness. Then the selection operator, expressed functionally, is
where, P1 = random[0, 1).
Let us consider an example, for describing the operation of the selection scheme, with a population of size 6. Let, in the (g − 1)th generation, the maximum fitness value is 45.0. This value is stored in the variable fmax and is used in generation g also. In any generation, the value of fmax is altered whenever a chromosome with a greater fitness is encountered (and selected). Note that, using elitist strategy, we are storing the best chromosome, in a generation, along with its fitness value in the very first location of the pool of chromosomes. Table 1 shows how chromosomes are selected for generation g.
A pair of selected chromosomes may be used for crossover, mutation, and evaluation and then put into the population pool for the next generation. When a chromosome is evaluated, it is put into population pool along with its fitness value for the next generation. Thus the processes corresponding to selection, crossover, mutation and evaluation in a particular generation can work simultaneously, in an overlapped fashion. Using the above mentioned selection method, the concept of pipelining has been incorporated within the genetic algorithm framework. It should be mentioned here that the SA-selection can as well be used for this purpose. The algorithmic difference of PLGA with respect to CGA is only due to the use of the stochastic selection scheme. However, since each chromosome can be selected (or rejected) as soon as it is evaluated, we can continue looping through the steps of four characteristic operations, whenever we have a pair of evaluated chromosomes in the population pool. The basic pipelined algorithm is shown in Algorithm 1. In this algorithm, the initial population is assumed to be pre-evaluated, before the process loops through the pipeline stages. However, other possibilities, like initializing the fitnesses randomly or rearranging the stages of the pipeline to perform evaluation before selection are possible. Here, the processes corresponding to selection, crossover, mutation and evaluation in a particular generation can work simultaneously, in an overlapped fashion. It is also interesting to note that the generations are also overlapped. However, we maintained all the basic features of a generational GA during pipelined execution. This leads to reduction of appreciable amount of execution time as compared to conventional GA. The pseudo code showing the streamlined operations of selection, crossover, mutation and evaluation, within a generation, is given in Algorithm 2 below.
Algorithm 2 : Outline of Pipelined genetic algorithm.
create pre-evaluated initial pool P (g) and initialize temperature T ; repeat for i = 1 to P opulation Size in steps of 2 do begin select a pair of chromosomes from pool P (g); cross the selected pair; mutate the crossed pair; evaluate the mutated pair and put in next generation pool P (g + 1); end g = g + 1; lower temperature T ; until convergence; end It is possible to implement the algorithm using appropriate hardware, where, selection, crossover, mutation and evaluation operations will be done in specially designed hardware circuits forming a pipeline among them. Multiplicity of processing units to be used at each of the stages may, in general, be different and depends on the complexity of the problem concerned.
DESIGN OF THE PIPELINE
In this section, we explore the structural parallelism of GA that are hidden in its strictly serial use of its different operations discussed in Section 3. For this purpose, we have to streamline these operations so that their functioning becomes overlapped in nature. The motivations behind PLGA are twofold. First, there is an advantage in terms of higher speedup as a result of overlapped execution in a pipeline. The second, possibly more important one, is the chance of incorporating more population and thus increasing the diversity among them.
Pipeline Architecture
In order to solve functional optimization problems using GA, we need to maintain a population of probable solutions (chromosomes). The chromosomes are evaluated for the objective function. The fittest candidates are selected for the next generation which then undergo the crossover and mutation operations to generate offspring. The whole process is repeated for a number of generations. Thus, we can identify four major functions : (i) selection (S), (ii) crossover (C), (iii) mutation (M) and (iv) evaluation (E), and can construct a four stage pipeline as shown in Figure 1 . Stage multiplicity requirements at mutation and evaluation stages are dependent on the complexity of the concerned problem and may be arranged by placing the corresponding units in parallel as shown in Figure 2 . We need to maintain a buffer memory to reserve the chromosomes after evaluation. This buffer is organized in a FIFO manner.
The selection operation requires two parallel units so that it can provide two strings to the crossover unit in due time. Mutation and fitness evaluation should be done in multiple units that operate in parallel. The number of units for mutation is determined by the length of a chromosome. It is found that evaluation is the most time consuming process compared to the other operations, and the number of units for this stage is determined by the complexity of the function considered.
Let, St, Ct, Mt and Et be the stage times for selection, crossover, mutation and evaluation operations respectively. Among them, Ct is normally found to be the minimum. We call this minimum time as one T -cycle. Let, St = sCt, Mt = mCt and Et = eCt.
Therefore, the ratio of St, Ct, Mt and Et becomes s : 1 : m : e. That is, s, m and e number of T -cycles are required for selection, mutation and evaluation operations respectively. Thus for one crossover unit we need, for efficient utilization of resources, s , m and e pairs of units for selection, mutation and evaluation respectively. For sake of simplicity, let us consider, from now on, s = s , m = m and e = e .
Here the units are counted in pairs because one crossover needs two selected strings. From the above ratio, it is clear that, if the crossover unit takes 1 unit of time (T -cycle) to perform one crossover, the selection, mutation and evaluation units take s, m and e units of time to perform one selection, mutation and evaluation operations respectively. Thus for proper and efficient utilization of the resources, we should use s, m and e pairs of respective units for one crossover unit. Since, for complicated problems, the value of e may be very large compared to values of s, m and e, it is necessary to design a simple but fast evaluation unit. In this paper, we have shown how such an evaluation unit can be achieved. 
Speedup
Speedup of a general pipeline is defined as
where TNP (= nk, n = number of executions and k = number of stages) and TP (= n + k − 1) are the computation times (in terms of number of T -cycles) required for nonpipelined and pipelined systems respectively. In the proposed clustering, if appropriate number of units are considered, the average time per chromosome in each stage becomes equal to one T -cycle. This is the ideal hardware configuration. However, we can use less number of units at the stages. Let, for any arbitrary configuration, mn and en be the number of pairs of units used at mutation and evaluation stages corresponding to one crossover unit and one pair of selection units. In our case, n = population size × number of generations. Consider a pipeline where s = 1, m = 4 and e = 6. Here we require s + 1 + m + e = 12 T -cycles to get the first pair of children chromosomes.
Since n = population size × number of generations, we may assume, without loss of generality, n to be equal to the population size executed for one generation only. After obtaining the first pair of children, the remaining children will come out in pairs at each successive T -cycles. Therefore, the number of T -cycles required for the remaining pairs is n 2 − 1¡ . Thus, the total number of T -cycles required for the pipeline is
For a non-pipelined system configured with the same multiplicity of stages (as that of the pipelined one), the number of T-cycles considering all the four stages sequentially is
So, the speedup attained is
when n >> 11, S ≈ 4. This is the ideal speedup. We can use less number of units at mutation and evaluation stages. Let, for any arbitrary configuration, m and e be the number of pairs of units used at mutation and evaluation stages corresponding to one crossover unit and one pair of selection units. Here, m < m and e < e, i.e., the number of units at the mutation and evaluation stages are less than that needed for full multiplicity of these stages.
Let rm = m m and re = e e , i.e., rm and re are the factors by which multiplicity is reduced at the corresponding stages.
We define the reduction f actor for a pipeline as the maximum of rm and re, i.e., reduction f actor, r = max(rm, re).
When r = 1, the pipeline has full multiplicity and is referred to as a f ull pipeline. For r > 1, it is called a reduced pipeline. Now, let us a consider a reduced pipeline where rm, re and r represent reduction factors for mutation, evaluation stages and that for the whole pipeline. By definition, at least one of rm and re is equal to r and the other is less than or equal to r. For such a reduced system we get
If the pipeline is a uniformly reduced one with rm = re = r, we have,
Now, in our example system, if the reduction factor be r = 2, then we get,
Therefore, speedup S ≈ 3 for n >> 10. From the above discussion it is clear that a fixed hardware setup is also possible. However, in the present work, we have not performed experiments with a reduced pipeline.
HARDWARE IMPLEMENTATION
A scheme for executing commonly used GAs in a hardware pipeline and the corresponding pipelined algorithm are presented in the earlier section.
The presented schematic architecture is easy to realize in a physical hardware. We need to implement each individual units using appropriate digital components and establish communication paths among them to complete the implementation. A possible configuration of the hardware pipeline is shown in Figure 3 . It is easy to understand that implementation of crossover and mutation units are very simple if we consider only binary chromosomes. We are assuming that a selection unit can be developed in hardware. Then, we are left with the most important task of designing a hardware evaluation unit. This unit should be general enough, so that it can execute any general objective function. A possible design of such a general purpose evaluation hardware is presented in the following subsection.
A possible hardware evaluation unit
As mentioned earlier, out of the four pipeline stages, the evaluation stage is the most important and complicated part. Hence, we put importance to designing a general purpose evaluation unit. We use the concept of postfix function evaluation in a stack based hardware. We assume that any general algebraic function can be converted to its postfix form a priori.
A postfix expression can be evaluated in a simple stack based machine. Stack based machine is a very simple arithmetic execution unit where the expression to be evaluated is Then following the postfix evaluation algorithm we push operands, shifted out of the postfix register, onto a stack; and when an operator is encountered, we pop the two topmost operands from the stack and put them into the arithmetic unit and the result is pushed back onto the stack again. The design of a possible hardware evaluation unit is shown in Figure 4 . Here, the postfix expression is inputted in a right-shift register. Its contents are operands and operators only. A comparator circuit, consisting of multi-input XOR gates and OR gates, identifies the present input symbol from the postfix register. A stack is maintained as a combination of an LR-shift register and an up-down counter. The top of the stack is always at the leftmost position of the shift register.
Whenever an operand is detected by the comparator circuit, the up counter is incremented and the contents of the shift register is shifted one location toward right. The operand value is then pushed onto the stack (top).
When an operator is detected, the down counter is decremented and pop operation is performed by left shifting the shift register contents. The popped operands are passed to the arithmetic unit. After the operation is complete, the result from the arithmetic unit is again pushed onto the stack. It is to be remembered here that each time an operator is detected, two pop operations are needed consecutively which are needed for the operation. Thus the basic circuit presented here must be modified suitably. Also, it is assumed that all parts of the circuit operates with perfect synchronization. This may be achieved by use of delay elements at appropriate locations.
In our design, we have used two such delay elements d1 and d2. The delay between the two pop operations is d1. And after another delay of d2, within which computation is done, the result is pushed back onto the stack by incrementing the up counter. Chromosomes are stored in a buffer called the chromosome-value buffer. Here both the symbolic chromosome and numeric values of its components are maintained. Let, the symbolic chromosome be denoted by X = x1, x2, · · · , xn and the numeric chromosome be denoted by V = v1, v2, · · · , vn. An associative mapping unit is used to substitute the numeric values for the chromosome symbols appearing in the postfix expression. After this substitution phase, the postfix expression contains numeric operands as well as operator symbols. To check whether an entry in the expression is an operand or an operator we use a simple logic circuit consisting of four multi-input XOR gates and four OR gates only. All entries are encoded in m-bits. When a match is found, one of the OR gate outputs will become zero, and so will be the external AND gate output. Then the pop operation is started by decrementing the down counter. Otherwise a push operation would take place.
EXPERIMENTAL RESULTS
We have demonstrated effectiveness of PLGA on various benchmark functions. The benchmarks include both unimodal and multi-modal functions. Experiments are performed to compare the performance of the pipelined algorithm (PLGA) with its serial (CGA) and parallel (PGA) counterparts. The following subsections describe the benchmark functions and results of comparison respectively.
Benchmark Functions
The selected benchmark functions, which are unimodal or multi-modal in nature, are available in literature. These functions are mentioned below.
1. Sphere Model function:
The range of xi is −5.12 ≤ xi ≤ 5.12. This function has its minimum value of 0 at xi = 0, ∀i.
2.
Step function:
3. Rastrigin s function:
The range of xi is −5.12 ≤ xi ≤ 5.12. This multi-modal function has its minimum value of 0 at xi = 0, ∀i. 4. Rosenbrock s function:
The range of xi is −5.12 ≤ xi ≤ 5.12. This function has its minimum value of 0 at xi = 1, ∀i.
5. Ackley s function:
cos 2πxi¡ + 20 + e The range of xi is −5.12 ≤ xi ≤ 5.12. This function has its minimum value of 0 at xi = 0, ∀i.
6. Schwef el s function 1:
7. Schwef el s function 2:
8. Schwef el s function 3:
For all these functions we have coded the variables using 25 bit binary code. However, larger binary codes may be used to increase the accuracy of the numbers represented.
Results
Results of experiments are described in two phases. In the first phase, we compared stochastic and roulette-wheel selection schemes in CGA framework, in terms of quality of solutions and rate of convergence and speedup. The speedup obtained in the pipelined system over that obtained with CGA executed on the same hardware platform and also for uniprocessor based CGA are presented. In the second phase, we demonstrate comparative performances of PLGA and a particular version of PGA in terms of rate of convergence.
PLGA vs. CGA
For this part of investigations, with the stochastic and roulette-wheel selection schemes in the CGA framework, we have used the same values for the control parameters, viz., population size = 50, Pc = 0.6 and Pm = 0.05. The value of α is taken to be 0.05. The initial temperature, T0, is set to 50.
At first, we have compared the stochastic selection scheme with the roulette wheel one when both of them are used in a CGA framework. Then, we have executed the PLGA and CGA using the stochastic selection function in both the cases for computing speedup. Simulation experiments are performed on the selected problems mentioned in Section 6.1. We have used, here, a dimension of 10 for all the problems. Table 2 provides the optimal values for the objective functions which are reached by the CGA, using two selection schemes, when executed for 2000 generations.
Speedup of PLGA compared to CGA is measured in two different situations, viz., when a similar hardware platform (like the pipeline) is used for CGA, and when a single uniprocessor is used only. For the first situation, results are provided in Table 3 , and for the second, it is provided in Table  4 . The stage times given in Table 3 are proportional to the actual times. This is because, we have executed PLGA for a number of generations, and measured sum-total of the corresponding stage times. The speedup is found to be less than that obtained in Section 4.2. This is due to the fact that in computation of TP in Section 4.2, we have assume extra time to all the units in order to achieve perfectly synchronous operation of all the pipeline stages. However, selection and crossover could be done in less amount of time than that allocated (50 units). If we allocate 25 units of times, for example, as the pipeline stage time, then speedup wouls also be improved. 
PLGA vs. PGA
We have executed both PLGA and PGA for a number of selected benchmark problems. In this case, again we have set the dimension of benchmark functions to 10. As a measure of comparison, we have selected the number of generations needed to converge to a near optimal solution. For all the benchmark functions, a particular limiting value is selected as the stopping criteria.
Here, the population size considered is 40. For the purpose of executing PGA a four processors network is considered. The population of size 40 is distributed among the four processors, each getting a subpopulation of size 10. The processors are completely connected and they can communicate strings (chromosomes) after every 5 generations. During communication, each processor selects four chromosomes, including the current best, from self, and two from each of the other processors. The results of comparison are shown in Table 5 .
CONCLUSION
A function optimizer, using a pipelined version of the conventional genetic algorithm, called PLGA, and a corresponding hardware pipeline have been described in this paper. A stochastic selection scheme is used for this purpose. The unique feature of the stochastic selection scheme is that, it does not depend on a complete pool of pre-evaluated chromosomes. Hence, as soon as a chromosome is evaluated, it can be passed to the selection unit for possible selection. By use of proper hardware, one can develop an extremely fast version of the GA based function optimizer. One scheme of realizing the hardware evaluation unit for function optimization is presented along with a block diagram of the complete pipeline. However, we have executed the PLGA algorithm on a serial uniprocessor system, and have shown that, in a hardware implementation, if proper multiplicity of different stage units are used, a maximum speedup of 4 is attainable compared to conventional GAs executed serially using similar multiplicity of stage units. However, when compared to CGA executed on a uniprocessor, speedup is found to be much more. We have also compared PLGA and PGA with a certain processor architecture. It is seen that speedup obtained in PLGA is better than PGA.
Although PLGA is presented here only as a functional optimizer, one may use it for any combinatorial optimization problem also. The authors are currently working in that direction.
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